SPARC in the context of Berkeley RISC


SPARC in the context of Berkeley RISC

SPARC Study page number 1 of 1

Play TriviaQuestions Online!

or

Skip to study material about SPARC in the context of "Berkeley RISC"


⭐ Core Definition: SPARC

SPARC (Scalable Processor ARChitecture) is a reduced instruction set computer (RISC) instruction set architecture originally developed by Sun Microsystems. Its design was strongly influenced by the experimental Berkeley RISC system developed in the early 1980s. First developed in 1986 and released in 1987, SPARC was one of the most successful early commercial RISC systems, and its success led to the introduction of similar RISC designs from many vendors through the 1980s and 1990s. After acquiring Sun, Oracle Corporation ended SPARC development in 2017.

↓ Menu
HINT:

In this Dossier

SPARC in the context of Fujitsu

Fujitsu Limited (富士通株式会社, Fujitsū kabushiki gaisha) is a Japanese multinational information and communications technology equipment and services corporation, established in 1935 and headquartered in Kawasaki, Kanagawa. It is the world's sixth-largest IT services provider by annual revenue, and it is the largest in Japan as of 2021.

Fujitsu's hardware offerings mainly consist of personal and enterprise computing products, including x86, SPARC, and mainframe-compatible server products. The corporation and its subsidiaries also offer diverse products and services in data storage, telecommunications, advanced microelectronics, and air conditioning. It has approximately 124,000 employees supporting customers in over 50 countries and regions.

View the full Wikipedia page for Fujitsu
↑ Return to Menu

SPARC in the context of Load/store architecture

In computer engineering, a load–store architecture (or a register–register architecture) is an instruction set architecture that divides instructions into two categories: memory access (load and store between memory and registers) and ALU operations (which only occur between registers).

Some RISC architectures such as PowerPC, SPARC, RISC-V, ARM, and MIPS are load–store architectures.

View the full Wikipedia page for Load/store architecture
↑ Return to Menu